Skip to content

RPi 3 GPCLK0 Anomaly? #47

@judemiller

Description

@judemiller

This is not a Guzunty Pi issue, but may be of interest to Guzunty Pi users. Also, I'm new to RPi-land and am not sure where to post this.

RPi 3 GPCLK0 Anomaly

Using a modified version of GZ_TEST, I measured GPCLK0 frequencies (default XC9572XL global clock) with various divisors and clock sources. There's an anomaly: using either clock source, the divisor acts like bit 1 is set, whether it is or not. So the sequence of divisors

2, 3, 4, 5, 6, 7, 8, 9, 10, 11, ...

produces frequencies as if the divisors were

2, 3, 6, 7, 6, 7, 10, 11, 10, 11, ...

This behavior occurs for both the fast (GZ_CLK_125MHz, actually 500 MHz) and slow (GZ_CLK_5MHz, actually 19.2 MHz) clock sources and anywhere I checked for it. I tested the first dozen or so values, some in the 100 range, and some in the 4000 range. This suggests that the problem is not related to the input or output frequency, but more likely a bug in the BCM2837 internal logic. Without a datasheet or errata, I don't know if this behavior is already known. Seems unlikely to be confined to my Pi 3, though.

I made these measurements with the Guzunty Pi attached, although I suspect this is not a factor. I would be happy if someone else with an RPi 3 and appropriate instruments could confirm or contradict my results. Thanks.

P.S. I'm new to RPi, but not new to hardware. I used my trusty Tek 2465B 400 MHz scope for all measurements, suitable grounding, etc.

Metadata

Metadata

Assignees

No one assigned

    Labels

    No labels
    No labels

    Type

    No type

    Projects

    No projects

    Milestone

    No milestone

    Relationships

    None yet

    Development

    No branches or pull requests

    Issue actions