VHDL-2008 initialization not handled

[trayres]

signal douta_ram0 : std_logic_vector(31 downto 0) := 32D"0";

Lines like this return:

syntax error, unexpected NAME at "D" in line 82.

Is there a way to handle the VHDL-2008 init of signals by adding a rule for it?