🎯
Focusing
Design & Build | Electronics & Space
-
IIIT Hyderabad
- Gachibowli, Hyderabad, Telangana
- in/madhansaikrishna
Highlights
- Pro
Pinned Loading
-
4-bit-cla-adder
4-bit-cla-adder PublicVLSI Design Course Project - Spice, Layout, Post-layout, Verilog, FPGA implementation of 4-bit CLA Adder
Shell
-
AM-Modulator-Demodulator
AM-Modulator-Demodulator PublicEW2 Project 2: DSB-SC Amplitude Modulator & Demodulator
TeX
-
-
RISC-V-Processor
RISC-V-Processor PublicIPA Course Project - To develop a processor architecture design based on the RISC-V ISA using Verilog
Verilog
-
Planar-Resonator-Structure
Planar-Resonator-Structure PublicCourse Project of Radio Frequency Based Sensors design: Principles and Applications in 2_2 semester
TeX
-
Sub-Regulator
Sub-Regulator PublicCourse project of CMOS References and Regulators in 3_1 semester
TeX
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.