iommu/riscv: Fix inconsistencies with the latest spec revision#153
iommu/riscv: Fix inconsistencies with the latest spec revision#153xmzzz merged 1 commit intoRVCK-Project:OLK-nextfrom
Conversation
|
开始测试 log: https://github.com/RVCK-Project/rvck-olk/actions/runs/20783676892 参数解析结果
测试完成 详细结果:RVCK result
Kunit Test Result[13:55:10] Testing complete. Ran 454 tests: passed: 442, skipped: 12 Kernel Build ResultKernel build succeeded: RVCK-Project/rvck-olk/153/ 5625c04c34f9b213714b083a99f4f8e3 /srv/guix_result/9ef1231f057f19577afc64aa90049993ab69a957/Image LAVA Checkargs:
result:Lava check done! lava log: https://lava.oerv.ac.cn/scheduler/job/1064 lava result count: [fail]: 20, [pass]: 1586, [skip]: 293 Check Patch Result
|
driver inclusion
category: bugfix
bugzilla: RVCK-Project#145
--------------------------------
According to the specification, for MSI interrupt migration,
GSCID must be used to invalidate the TLB cache.
Currently, in bare mode of gstage, GSCID 0 is being used for invalidation,
which does not comply with the spec definition.
Based on the latest community spec discussions and updates,
the MSIX table must be in the off state when gstage is in bare mode.
Signed-off-by: jinqi <jin.qi@zte.com.cn>
Signed-off-by: liuqingtao <liu.qingtao2@zte.com.cn>
9ef1231 to
8b877f3
Compare
|
开始测试 log: https://github.com/RVCK-Project/rvck-olk/actions/runs/20837155862 参数解析结果
测试完成 详细结果:RVCK result
Kunit Test Result[00:50:15] Testing complete. Ran 454 tests: passed: 442, skipped: 12 Kernel Build ResultKernel build succeeded: RVCK-Project/rvck-olk/153/ 79e37464dfc06b11aa342098f8b054f0 /srv/guix_result/8b877f3250efe1516207cc024274d04ffa8c71ed/Image LAVA Checkargs:
result:Lava check done! lava log: https://lava.oerv.ac.cn/scheduler/job/1067 lava result count: [fail]: 19, [pass]: 1587, [skip]: 293 Check Patch Result
|
|
经讨论该 PR 与 #146 一起合并 |
iommu/riscv: Fix inconsistencies with the latest spec revision(2)
driver inclusion
category: bugfix
bugzilla: #145
According to the specification, for MSI interrupt migration,
GSCID must be used to invalidate the TLB cache.
Currently, in bare mode of gstage, GSCID 0 is being used for invalidation,
which does not comply with the spec definition.
Based on the latest community spec discussions and updates,
the MSIX table must be in the off state when gstage is in bare mode.
Signed-off-by: jinqi jin.qi@zte.com.cn
Signed-off-by: liuqingtao liu.qingtao2@zte.com.cn