Skip to content
View agusjn's full-sized avatar
🦁
🦁
0 followers · 6 following
  • University of Technology, VNU-HCMUT

Block or report agusjn

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
agusjn/README.md

Hi there 👋

Hi 👋, I’m a 2026 graduate from Ho Chi Minh City University of Technology (HCMUT), majoring in Electrical and Electronics Engineering.

I’m highly enthusiastic about the IC design field, with a strong interest in Design Verification. I enjoy working close to hardware and building reliable, well-tested digital systems.

Skills & Tools:

Programming: assembly, C/C++ (including OOP)

HDL: Verilog, SystemVerilog (basic understanding of UVM)

Scripting: Python, Tcl, Bash

I’m continuously learning and improving my skills through academic projects and hands-on practice in digital design and verification.

Popular repositories Loading

  1. pipeline pipeline Public

    SystemVerilog

  2. FIR_pipeline FIR_pipeline Public

    SystemVerilog

  3. IIR_pipeline IIR_pipeline Public

    SystemVerilog

  4. Audio_equalizer Audio_equalizer Public

    SystemVerilog

  5. riscv_single_cycle riscv_single_cycle Public

    C++

  6. digital_ic_design_lab digital_ic_design_lab Public