Skip to content

Conversation

@kboronski-ant
Copy link
Contributor

@kboronski-ant kboronski-ant commented Jul 20, 2022

This example uses the f4pga python package to create a bitstream for ice40 using a yosys+nextpnr flow.

The example code is meant to be used on a FOMU (pvt) board. It controls an RGB LED using a multichannel PWM generator to create smooth changes of color.

Depends on chipsalliance/f4pga#586, chipsalliance/f4pga#585 and chipsalliance/f4pga#581

@umarcor umarcor force-pushed the ice40-example branch 5 times, most recently from 545d9bc to cbc14ca Compare August 1, 2022 22:56
umarcor and others added 6 commits August 2, 2022 01:04
Signed-off-by: Unai Martinez-Corral <umartinezcorral@antmicro.com>
Signed-off-by: Unai Martinez-Corral <umartinezcorral@antmicro.com>
Signed-off-by: Krzysztof Boronski <kboronski@antmicro.com>
Signed-off-by: Unai Martinez-Corral <umartinezcorral@antmicro.com>
Signed-off-by: Unai Martinez-Corral <umartinezcorral@antmicro.com>
Signed-off-by: Unai Martinez-Corral <umartinezcorral@antmicro.com>
@umarcor
Copy link
Contributor

umarcor commented Aug 1, 2022

I added the plumbing to have this example executed in CI. This PR is pending bumping f4pga after the blocking PRs are merged in repo f4pga.

@umarcor umarcor added documentation Improvements or additions to documentation enhancement New feature or request labels Aug 1, 2022
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

documentation Improvements or additions to documentation enhancement New feature or request

Projects

None yet

Development

Successfully merging this pull request may close these issues.

2 participants