Source code for a simple audio synth implemented in SystemVerilog/Verilog HDL.
Features:
-AM and PM modulation options
-Selectable oscillator waveforms
-FIR lowpass filter with reloadable coefficients
-PWM output (72 dB dynamic range) or PDM output (96 dB dynamic range)
-User configurable ADSR envelope generator
