A base HxS controller specification for controllers with dual buffer memories to exchange memory data between SW and HW coherently. Its purpose is solely to be inherited by HxS implementations of e.g., SPI, I2C etc. controllers based on this principle.
-
Notifications
You must be signed in to change notification settings - Fork 0
Double Buffer Controller is a reusable FPGA component that alternates between two buffers to provide uninterrupted data flow between hardware modules.
License
eccelerators/double-buffer-controller
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
Double Buffer Controller is a reusable FPGA component that alternates between two buffers to provide uninterrupted data flow between hardware modules.
Resources
License
Stars
Watchers
Forks
Packages 0
No packages published