Skip to content
@pulp-platform

pulp-platform

Pinned Loading

  1. Deeploy Deeploy Public

    DNN Compiler for Heterogeneous SoCs

    Python 56 30

  2. carfield carfield Public

    A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow on multiple boards is available.

    Tcl 115 25

  3. cheshire cheshire Public

    A minimal Linux-capable 64-bit RISC-V SoC built around CVA6

    Verilog 303 87

  4. snitch_cluster snitch_cluster Public

    An energy-efficient RISC-V floating-point compute cluster.

    C 115 91

  5. axi axi Public

    AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication

    SystemVerilog 1.4k 326

  6. ara ara Public

    The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 core

    C 474 167

Repositories

Showing 10 of 317 repositories
  • bender Public

    A dependency management tool for hardware projects.

    pulp-platform/bender’s past year of commit activity
    Rust 337 Apache-2.0 54 25 9 Updated Dec 10, 2025
  • MAGIA Public

    Large-scale 2D mesh system with dedicated GeMM, on-chip RDMA and Rendez-vous accelerators.

    pulp-platform/MAGIA’s past year of commit activity
    C 14 Apache-2.0 5 1 2 Updated Dec 10, 2025
  • pulp-trainlib Public

    Floating-Point Optimized On-Device Learning Library for the PULP Platform.

    pulp-platform/pulp-trainlib’s past year of commit activity
    C 37 Apache-2.0 18 4 2 Updated Dec 10, 2025
  • spatz Public

    Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.

    pulp-platform/spatz’s past year of commit activity
    C 126 Apache-2.0 36 1 11 Updated Dec 10, 2025
  • mempool Public

    A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.

    pulp-platform/mempool’s past year of commit activity
    C 312 Apache-2.0 57 3 4 Updated Dec 10, 2025
  • picobello Public

    whatever it means

    pulp-platform/picobello’s past year of commit activity
    C 13 8 7 1 Updated Dec 9, 2025
  • croc Public

    A PULP SoC for education, easy to understand and extend with a full flow for a physical design.

    pulp-platform/croc’s past year of commit activity
    SystemVerilog 169 83 16 9 Updated Dec 9, 2025
  • cheshire Public

    A minimal Linux-capable 64-bit RISC-V SoC built around CVA6

    pulp-platform/cheshire’s past year of commit activity
    Verilog 303 87 16 24 Updated Dec 9, 2025
  • control-pulp Public
    pulp-platform/control-pulp’s past year of commit activity
    C 4 3 1 2 Updated Dec 9, 2025
  • axi Public

    AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication

    pulp-platform/axi’s past year of commit activity
    SystemVerilog 1,434 325 51 16 Updated Dec 9, 2025