Skip to content

fix(igc): print Rx/Tx registers #639

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
Koichi98 merged 2 commits into from
Oct 9, 2025
Merged

fix(igc): print Rx/Tx registers #639

Changes from all commits
Commits
Show all changes
2 commits
Select commit Hold shift + click to select a range
40ccbab
fix(igc): print Rx/Tx registers
ytakano Aug 21, 2025
4fa0b67
dump RDLEN etc.
ytakano Aug 21, 2025
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
46 changes: 46 additions & 0 deletions awkernel_drivers/src/pcie/intel/igc.rs
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -704,6 +704,52 @@ impl IgcInner {
msg = format!("{msg}{msix_msg}");
}

let rctl = read_reg(&self.info, igc_regs::IGC_RCTL).unwrap_or(0);
msg = format!("{msg}RCTL: 0x{rctl:#08x}\r\n");

for i in 0..self.queue_info.que.len() {
let qctl = read_reg(&self.info, igc_regs::IGC_RXDCTL(i)).unwrap_or(0);
msg = format!("{msg}RXDCTL{i}: 0x{qctl:#08x}\r\n");

let rdh = read_reg(&self.info, igc_regs::IGC_RDH(i)).unwrap_or(0);
msg = format!("{msg}RDH{i}: 0x{rdh:#08x}\r\n");

let rdt = read_reg(&self.info, igc_regs::IGC_RDT(i)).unwrap_or(0);
msg = format!("{msg}RDT{i}: 0x{rdt:#08x}\r\n");

let rdlen = read_reg(&self.info, igc_regs::IGC_RDLEN(i)).unwrap_or(0);
msg = format!("{msg}RDLEN{i}: 0x{rdlen:#08x}\r\n");

let rdbah = read_reg(&self.info, igc_regs::IGC_RDBAH(i)).unwrap_or(0);
msg = format!("{msg}RDBAH{i}: 0x{rdbah:#08x}\r\n");

let rdbal = read_reg(&self.info, igc_regs::IGC_RDBAL(i)).unwrap_or(0);
msg = format!("{msg}RDBAL{i}: 0x{rdbal:#08x}\r\n");
}

let tctl = read_reg(&self.info, igc_regs::IGC_TCTL).unwrap_or(0);
msg = format!("{msg}TCTL: 0x{tctl:#08x}\r\n");

for i in 0..self.queue_info.que.len() {
let qctl = read_reg(&self.info, igc_regs::IGC_TXDCTL(i)).unwrap_or(0);
msg = format!("{msg}TXDCTL{i}: 0x{qctl:#08x}\r\n");

let txd = read_reg(&self.info, igc_regs::IGC_TDH(i)).unwrap_or(0);
msg = format!("{msg}TDH{i}: 0x{txd:#08x}\r\n");

let tdt = read_reg(&self.info, igc_regs::IGC_TDT(i)).unwrap_or(0);
msg = format!("{msg}TDT{i}: 0x{tdt:#08x}\r\n");

let tdlen = read_reg(&self.info, igc_regs::IGC_TDLEN(i)).unwrap_or(0);
msg = format!("{msg}TDLEN{i}: 0x{tdlen:#08x}\r\n");

let tdbah = read_reg(&self.info, igc_regs::IGC_TDBAH(i)).unwrap_or(0);
msg = format!("{msg}TDBAH{i}: 0x{tdbah:#08x}\r\n");

let tdbal = read_reg(&self.info, igc_regs::IGC_TDBAL(i)).unwrap_or(0);
msg = format!("{msg}TDBAL{i}: 0x{tdbal:#08x}\r\n");
}

log::debug!("igc: dump:\r\n{msg}");
}

Expand Down