Hardware description of a complete Ballot Box made in Verilog with implementation in FPGA-Altera-DE-2-155, made in Verilog with Quartus Prime in discipline ISL for computer science graduation.
-
Updated
Apr 25, 2019 - Verilog
#
altera-de2
Here are 6 public repositories matching this topic...
My FPGA practices on Altera-DE2-115 board with Verilog
-
Updated
Sep 2, 2024 - Verilog
Synthesizable 8-bit ALU & Control Datapath (RTL) designed for Altera Cyclone II FPGA
-
Updated
Dec 28, 2025 - VHDL
NES For FPGA Terasic Altera DE2-70 Cyclone 2 EP2C70F896C6
-
Updated
Sep 25, 2025 - Verilog
A collection of FPGA designs, testbenches, and interfacing experiments used to validate and demonstrate hardware implementations of digital circuits.
-
Updated
Sep 7, 2025 - Verilog
Improve this page
Add a description, image, and links to the altera-de2 topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the altera-de2 topic, visit your repo's landing page and select "manage topics."