This project contains the files created during the process of making a semi-custom design of 8 bit dadda algorithm using cadence tools.
-
Updated
Nov 5, 2025 - Verilog
#
dadda-multiplier-8bit
Here are 2 public repositories matching this topic...
In this repo, I have designed a 4-2 compressor and 3-2 compressor based 8x8 dadda multiplier
compressor verilog-hdl rtl-design-project-using-verilog-hdl rtl-design-and-simulation dadda-multiplier-8bit
-
Updated
Nov 15, 2025 - Verilog
Improve this page
Add a description, image, and links to the dadda-multiplier-8bit topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the dadda-multiplier-8bit topic, visit your repo's landing page and select "manage topics."