Skip to content

Added JTAG-to-memory-mapped bus (TL & AXI4) master bridge. #120

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Open
milovanovic wants to merge 2 commits into
base: master
Choose a base branch
from

Jtag2mm address bus width changed to 8*beatBytes

038763d
Select commit
Loading
Failed to load commit list.
Open

Added JTAG-to-memory-mapped bus (TL & AXI4) master bridge. #120

Jtag2mm address bus width changed to 8*beatBytes
038763d
Select commit
Loading
Failed to load commit list.

Workflow runs completed with no jobs