Skip to content

STM32H5: Fixed GTZC1 base address #654

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
mattia-moffa merged 1 commit into from
Dec 24, 2025
+2 −2
Merged

STM32H5: Fixed GTZC1 base address #654

Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
4 changes: 2 additions & 2 deletions hal/stm32h5.h
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -237,9 +237,9 @@
#define FLASH_NS_SR (*(volatile uint32_t *)(FLASH_NS_BASE + 0x20))
#define FLASH_NS_CR (*(volatile uint32_t *)(FLASH_NS_BASE + 0x28))

#define TZSC_SECCFGR1 *((volatile uint32_t *)(0x50036410))
#define TZSC_SECCFGR1 *((volatile uint32_t *)(0x50032410))
#define TZSC_SECCFGR1_USART3SEC (1 << 14) /* USART3 */
#define TZSC_SECCFGR2 *((volatile uint32_t *)(0x50036414))
#define TZSC_SECCFGR2 *((volatile uint32_t *)(0x50032414))
#define TZSC_SECCFGR2_LPUART1SEC (1 << 25) /* LPUART1 */

/* Mapping FLASH_SECCR for bank swapping */
Expand Down